From Wikipedia, the free encyclopedia
| Released
|
Instruction Architecture
|
Compliant cores
|
|
|
POWER Architecture
|
|
|
|
POWER2 Architecture
|
|
|
|
PowerPC Architecture prior to v2.00
|
|
|
|
PowerPC Architecture v2.00
|
POWER4
|
| December 2003
|
PowerPC Architecture v2.01
|
POWER4+, PPC970
|
| February 2005
|
PowerPC Architecture v2.02
|
POWER5, Cell PPE
|
| September 2006
|
Power ISA v2.03
|
PPC405, PPC440, PPC460, e200, e500, POWER5+
|
| April 2007
|
Power ISA v2.04
|
PA6T
|
| October 2007
|
Power ISA v2.05
|
POWER6
|
| January 2009
|
Power ISA v2.06
|
e5500, POWER7, A2, A2I
|
| July 2010
|
Power ISA v2.06B
|
|
| May 2013
|
Power ISA v2.07
|
e6500, POWER8, A2O
|
| April 2015
|
Power ISA v2.07B
|
|
| November 2015
|
Power ISA v3.0
|
Microwatt, Chiselwatt, Libre-SOC
|
| March 2017
|
Power ISA v3.0B
|
POWER9
|
| May 2020
|
Power ISA v3.0C
|
|
| May 2020
|
Power ISA v3.1
|
Power10
|
